



Figure 7 700

											Arm Instruct	on Be	ŧ			1	1					
1 30 29 26	٦	7	26	25	10,	T,	3 2	٦,	21	20	19 18 17 16	$\overline{}$	4 13	12	11 10 9 8	7	6 5	4	3 2 1 0	Instruction	Description	Opnd Order
00nd			0	7	4	۲	4	÷	Ž1	Š	Hn	10[1	ili yi		Smin_eiston				mediate	Data proc Im	Data proc imm	cond
bnoo			ŏ	Ť	1	tī	rh	0	1				Rd		emm_etato				mediate	MOVI		5
cond	1		0	-		Г		1	1	S	0000		Rd		ropate_imme				mediate	MVNI		co_num
cond			0	-					0		Rn		Rd		rotate_mme				mediate	ADDI		OPCOde 1 CDP
cond			10				Т				Pin	-	Ho .		rotate imme				mediate mediate	SUBI		opcode_1
cond			Ŏ			Ľ	7	H	ò		Rn	_	Rd Rd		rotate_imme				mediate	SEC		Rd
cond							5				An R∩	-	Rd		rotate krime				mediate	RSBI		CRn
cond			ŏ	H				i	H		Rn	_	Rd		rotate_mme				mediate	RSCI		CRm
bnco			ŏ	Ħ			1				Rn	\vdash	Rd		rotate_imme				mediate	ANDI		opcode_2
cond				1			7	õ	Ť	S	Rn		Rd		rotute_imme				mediato	EORI		Rn
cond			0	1		Т	Т	0			An		Ad		rotate_imme				mediate	ORRI		12_bit_offset 8-bit_offset
cond			0	=			ī		0	5	An		Rd		rotate_imme				madrate	BICI		8_bit_immediate
puto			0		L			1	0		Rn		0 0		rotate_imme				mediate	CWN	ļ. ————	rotate_mmed
cond			0	-		\mathbf{I}_{3}		IJ	1		Rn				rotate_imme				mediate	TSTI		RdLo
cond			Ď	1			1		아		Rn		9 9		rotate imme rotate imme				mediate	TEQI		RdHi
oond			9	늉	Ľ	44	7	쒸	-	S	Rn Rn	101	Ha Ha	4	shift immac		shift,		Rm	Data proc int	Data Processing	
cond			0	ř		٠,	+	6	-	ŧ	010 010	├	Ra	-1	shift_immed		क्रांस		Rm	MOV5		shift
cond			6	ö				Ť	H	ᅣ	0 0 0 0	┢	Ad	-+	shif_immed		stult		Rm	MVNS		shift_immed
cond			ŏ		tö		it		6		Rn	<u> </u>	Ad	-1	shift_immed		shift		Rm	ADDS		Rs
cond			ŏ				it	ō	Ť		Rn		Rd		shift_immed	♬	shiit	0	Rm	ADCS		register list
cond		οĪ	0	0	0	T	5			S	Rn		Rd	\Box	shift_Immed	П	ariilt		Rm	SUBS	<u></u>	register_list_15
cond					0			Ξ			Rn		Rd	_]	shilt_immed		shill		Rm	SBCS		za ou immedia
cond		91	0	Ľ	L	41	QL.	-	7	S	Rn	<u> </u>	Rd		shift_immed		shift shift		Rm	RSBS RSCS	<u> </u>	
cond					13			ř	1	<u>s</u>	Rn Rn		Rd		shift_immed		shift		Rm Rm	ANDS		
cond					R			6	۲		-Rn	}—	Ha Ha	-	shift immer	Η	shift	ř	Rm	EORS	 	
cond		ŏ	*	ΙĂ	ti	4		ŏ			Rn	۱	Rã		shift_imme		ahilt		Rm	ORRS		1
cand				ŏ		+		Ť		š	Rin	┼	Rd	~	shift_imme		shift		Rm	BICS		
cand				ð				Ť			Rn	101	0 0	0	shift_kmme	П	shift		Rm	CMPS	I	
oond	┪	_	D			T	σŤ		1	S	- An		0 0		shilt_imme		shiit		Rm	CMNS		L
oond			0	Ю	Ħ	П	δŤ	0	0	S	Rn		0 0		shilt_imme		chitt		Pur	TSTS	l	
cond			0				0	0	Т	15	Rn	0	0 0	0	shift_limme		shift		Rm	TEOS		L
cond		0				-		٠	Ŀ	S			Rd		Rs		shift		Rm	Data_proc_re	Data proc regi	Ster_Enit
cond		0					1	D	ľ		0000	L	Rd		Rş.		shift			MOVA MVNR		├ ~
cond				Ç		4	1	Ţ	Ļ		0 0 0 0	₩	Rd Rd	-			Shilt			ADDR	 	
cond	4	ă			ł	4	H			S		╄	Rd		Hs Hs		Shill			ADCR .		
cond	4				tì			1		Ťŝ		┿	Ra	\dashv	Rs -		shill			SUBR		
cand	-1				tì			Ť		Š	Rn	╂━┈	Hď	$\overline{}$	Ris		shift			SBCA		
cond	4	ŏl	ŏ	۱ŏ	1	5	ġΤ	Ť		6		-	Řã	_	Ats		shift			RSBR		
cond	7	0	Т	10	П	π	īT	1	П	15	Rn		Hd		R5		shift			ASCR		L
cond	1	0	۴	П	T	1	0	0	0	83	Rn		Rd		Rs		shill			ANDR		
cond		0	Ø	\mathbf{L}^{g}		9	9	0	L	Ľ	Rin		Rd		Rs	O	ehili	Į.	Am	ORRR	 	
cond	_	0] [S		₽-	Rd		As		shill			BICR	 	
cond	4	여이	9			4				8		1	Rd	1 A	Rs Rs		shift shift			CMPR	 	 -
cond	-1		3	H		╁	쑮			18			8				shift			CMNR	1	
cond	4	허	퓽	T	7	П	01	ō	10	13			ŏlŏ				shift			ISTR		
cond	ᅱ	히	ŏ	ti	1	it	ŏ	ŏ	۱í	Ìš			0 0				shill			TEOR		
cond	7	ŏ	Ŏ	ti	ı	οt	ŏ	Ō	t÷	Ĭ		1	Rn		Rs	П	0 0	1	Яm	Multiply	Multiply	
cond		0	0	13	П	0	0	0	0	1	Rd	0	0 0	0		1	010	1	Rm	Mu	Multiply	<u> </u>
cond		6		T	П	ग	ण	0	1	\$			Rn		Rs		0 0			MLA	Multiply Accum	uiate
cond					7		囗	·	_	1		1	AdLo		Rs		0			Multiply Long	Multiply Long	Accumulate Leas
cond		0			1		1	1				4_	AdLa		Rs		0 (SMLAL	TSigned Muliuply	Accumulate Long
cond	_]	0							13			4	RdLo		Rs		Q (SMULL	Signed Multiply	ply Accumulate Lo
cond	_]	ò	Ľ	Ľ	4	श्र	1	R	1	Į.		-	RdLo		Rs D-	H,		1	Rm	UMULL	Unsigned Multi	
cond	_	90					ᆡ					+-	RdLo		Rs	₩		н	Rm		Move from State	
cond	4	90	۲	+	+	#	X	H	+	45	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	+	Rd	11	totate immo	۳	₩,	44	nmediate	MSRI	Move immedia	e to Status regidte
cond	+	꿁	H	+	+	Н	퓕	뜌	1	+	tield_mask	╅┽┪	+++	H	20101010	ħ	កើរ	ĭ	Rm	MSR		o Status regidter
cond	-	Ť	ř	۲	Ή	H						24	Dit Si	arveic	diset					B(L)	Brach instruction	Rd
cond	٦	ا ن	tř	t	it	71	ē	0	1	17	77 18 18 18	πŤ	111	ΤŤ	TITITE	10	101	1	Rm	BX	Brach and exc	n Rm
cond	7	6	H	ti	ıt	Ħ	*	۲	t	1	Hn Hn	1'	Rd		1	12	bit a	ise	it		n Load/Store (mi	
cond	-	0	13	1	0 .	PΙ	UI	Гα	T۷	VI 1	Rn	1	Ha	_		12	bit_q	136	X	LDRI		Rn
cond	_	0	T	T	01	Ρİ	U	٦	Ţ۷	7	Rn	1	Rd				bli o			LDRBI		
cond		0	Г	T	ΣŤ	01	U	Ī	I		Rn		Rd	_		12.	bit c	136	nt	LDRBTI	1	
cond						NΙ	m				D ₂	I	Rđ				bk_c			LDATI		ļ
cond		0	Ũ	T	91	롎	Ш	L	T.	V C) Pin	1	_ Pld				bit q			STRI		
cand		0	Ц	4	οŢ	빘	Ų	Ц	.↓Ÿ	Y C) An	4_	Ha				bit o			STRBI		
cond		0	11		U	0 1	ם	1 1		1 1 (Rn	6	-Ra		I .	12	DI_0	1186	X	lotupii	I	1



Figure 8

